

Service Repair Documentation

Level 2.5e - CF62, CF62R, CF63



Release	Date	Department	Notes to change
1.0	27.04.2004	ICM MP CCQ GRM T	New document
1.1	22.02.2005	COM MD CC GRM T	CF62R added

Table of Contents:

1 List of available level 2,5e parts CF62, CF62R, CF63.....3

2 Required Equipment for Level 2,5e5

3 Required Software for Level 2,5e CF62, CF62R, CF635

4 Radio Part6

5 Logic / Control20

6 Power Supply25

7 Interfaces.....40

8 Acoustic.....44

9 Display and Illumination.....46

10 Keyboard49

11 Magnetic switch49

1 List of available level 2,5e parts CF62, CF62R, CF63

Component Typ/Circuit Part	Mobile Phone	Component Details	ID	Partnumber
ASIC	CF62, CF62R, CF63	Power Supply TWIGO03_LIGHT	D361	L36145-J4682-Y54
Cap_Diode_26MHz_Circuit	CF62, CF62R, CF63	Cap_Diode_1SV305	V3961	L36840-D61-D670
Capacitor RTC Buffer	CF62, CF62R, CF63	Capacitor 100U	C395	L36391-F1107-M
Capacitor_PA_Buffer	CF62, CF62R, CF63	Capacitor 4U7	C3998	L36197-F5008-F658
Capacitor_Transceiver_Circuit	CF62, CF62R, CF63	Capacitor 100N	C3920	L36853-C9104-M4
Capacitor_Transceiver_Circuit	CF62, CF62R, CF63	Capacitor 100N	C3931	L36853-C9104-M4
Capacitor_Transceiver_Circuit	CF62, CF62R, CF63	Capacitor 100N	C3932	L36853-C9104-M4
Capacitor_Transceiver_Circuit	CF62, CF62R, CF63	Capacitor 100N	C3966	L36853-C9104-M4
Capacitor_Transceiver_Circuit	CF62, CF62R, CF63	Capacitor 100N	C3999	L36853-C9104-M4
Capacitor_Transceiver_Circuit	CF63	Capacitor 100N	C3930	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C368	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C369	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C370	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 4U7	C371	L36377-F6475-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 1U0	C372	L36377-F6105-K
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C373	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C374	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C377	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 2U2	C3973	L36377-F6225-M
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C165	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C200	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C201	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C202	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C207	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C209	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C220	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C362	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C363	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C364	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C365	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C366	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C367	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C381	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C382	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C383	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C384	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C385	L36853-C9104-M4
Capacitor_Twigo_Circuit	CF62, CF62R, CF63	Capacitor 100N	C1339	L36853-C9104-M4
Capacitor_Vreg_Circuit	CF62, CF62R, CF63	Capacitor 4U7	C1337	L36377-F6475-M
Capacitor_Vreg_Circuit	CF62, CF62R, CF63	Capacitor 4U7	C1336	L36377-F6475-M
Capacitor_Vreg_Circuit	CF62, CF62R, CF63	Capacitor 4U7	C1356	L36375-F3475-K

Coil_Vreg_Circuit	CF62, CF62R, CF63	Coil 10U	L1302	L36151-F5103-M7
Coil_Vreg_Circuit	CF62, CF62R, CF63	Coil 10U	L1303	L36140-F2100-Y6
Connector	CF62, CF62R, CF63	Connector-RF - FOR RFTESTS	X3800	L36334-Z97-C334
Diode KB7	CF62, CF62R, CF63	Diode_RB751S-40	V151	L36840-D5062-D670
Diode_Battery_Interface	CF62, CF62R, CF63	Diode BAV99T	V1400	L36840-D66-D670
Diode_SIM_Circuit	CF62, CF62R, CF63	Diode ESDALC-6V1W5	V1605	L36197-F5014-F98
Diode_Vreg_Circuit	CF62, CF62R, CF63	Diode BAT760	V1303	L36840-D5076-D670
Filter_IO Interface	CF62, CF62R, CF63	EMI_EMV_Filter	Z1500	L36197-F5000-F116
IC MODUL PA	CF62, CF62R, CF63	PF08140B SMD	N3981	L36851-Z2002-A63
IC_FEM	CF62, CF62R	FEM HITACHI GSM900 1800 1900	N3901	L36145-K280-Y258
IC_FEM	CF63	FEM HITACHI GSM850 1800 1900	N3901	L36145-K280-Y259
IC_Processor_EGOLD+	CF62, CF62R, CF63	PMB7850 V3.1F , V3.1H M42	D171	L36197-F5019-F415
IC_Transceiver	CF62, CF62R, CF63	HD155155NPEB	N3921	L36820-L6142-D670
Oszillator_RF_Logic	CF62, CF62R, CF63	Oszillator_26MHz	Z3961	L36145-F260-Y17
Oszillator_RTC	CF62, CF62R, CF63	Oszillator_32,768KHZ	Z171	L36145-F102-Y10
Resistor_Temp_TVCXO	CF62, CF62R, CF63	Resistor_Temp 22k R	R3967	L36120-F4223-H
Switch_CLAM	CF62, CF62R, CF63	Magnetic Switch TLE4913	S3300	L36197-F5008-F63
Trans_Charge_Circuit	CF62, CF62R, CF63	Transistor SI3911DV	V361	L36830-C1110-D670
Trans_Keyboard_LED	CF62, CF62R, CF63	Transistor SI1902DL/FDG6303N	V2800	L36830-C1112-D670
Trans_LCD_LED	CF62, CF62R, CF63	Transistor BC846S	V2302	L36840-C4014-D670
Trans_LCD_LED	CF62, CF62R, CF63	Transistor BC846S	V2303	L36840-C4014-D670
Trans_Light_Circuit	CF62, CF62R, CF63	Transistor SI1902DL	V2210	L36830-C1132-D670
Trans_Light_Circuit	CF62, CF62R, CF63	Transistor SI1902DL	V2211	L36830-C1132-D670
Trans_Light_Circuit	CF62, CF62R, CF63	Transistor SI1902DL	V2212	L36830-C1132-D670
Trans_Light_Circuit	CF62, CF62R, CF63	Transistor SI1902DL	V2209	L36830-C1132-D670
Trans_Vibra_Circuit	CF62, CF62R, CF63	Transistor SI1865DL	V211	L36810-C6144-D670
Volt.Regulator_LCD_LED	CF62, CF62R, CF63	VReg LM2733	N1304	L36820-C6250-D670

2 Required Equipment for Level 2,5e

- GSM-Tester (CMU200 or 4400S incl. Options)
- PC-incl. Monitor, Keyboard and Mouse
- Bootadapter 2000/2002 ([L36880-N9241-A200](#))
- Adapter cable for Bootadapter due to **new** Lumberg connector ([F30032-P226-A1](#))
- Troubleshooting Frame CF62 ([F30032-P363-A1](#))
- Power Supply
- Spectrum Analyser
- Active RF-Probe incl. Power Supply
- Oscilloscope incl. Probe
- RF-Connector (N<>SMA(f))
- Power Supply Cables
- Dongle ([F30032-P28-A1](#)) if USB-Dongle is used a special driver for NT is required
- BGA Soldering equipment

Reference: Equipment recommendation Version X (Xwest version)
(downloadable from the technical support page)

3 Required Software for Level 2,5e CF62, CF62R, CF63

- Winsui V1.45
- Software for GSM-Tester (GRT)
- Software for reference oscillator adjustment
- Internet unblocking solution (JPICS)
- Dongle driver for dongle protected Siemens software tools

4 Radio Part

The radio part realizes the conversion of the GMSK-HF-signals from the antenna to the base-band and vice versa.

In the receiving direction, the signals are split in the I- and Q-component and led to the D/A-converter of the logic part. In the transmission direction, the GMSK-signal is generated in an Up Conversion Modulation Phase Locked Loop by modulation of the I- and Q-signals which were generated in the logic part. After that the signals are amplified in the power amplifier.

Transmitter and Receiver are never active at the same time. Simultaneous receiving in two bands is impossible. Simultaneous transmission in two bands is impossible, too. However the monitoring band (monitoring timeslot) in the TDMA-frame can be chosen independently of the receiving respectively the transmitting band (RX- and TX timeslot of the band).

The RF-part of the CF62/CF62R is dimensioned for triple band operation (EGSM900, GSM1800, GSM1900) supporting GPRS functionality up to multiclass 10. CF63 is dimensioned for triple band operation (GSM850, GSM 1800, GSM1900) supporting GPRS functionality up to multiclass 10.


The RF-circuit consists of the following components:

- Hitachi Bright VE chip set with the following functionality:
 - PLL for local oscillator LO1 and LO2 and TxVCO
 - Integrated local oscillators LO1, LO2 (without loop filter)
 - Integrated TxVCO (without loop filter and core inductors for GSM)
 - Direct conversion receiver including LNA, DC-mixer, channel filtering and PGC-amplifier
 - Active part of 26 MHz reference oscillator
- Hitachi LTCC transmitter power amplifier with integrated power control circuitry
- Hitachi Frontend-Module including RX-/TX-switch and EGSM900 / GSM1800 / GSM 1900 receiver SAW-filters for CF62/CF62R
- Hitachi Frontend-Module including RX-/TX-switch and GSM850 / GSM 1900 receiver SAW-filters for CF63


Quartz and passive circuitry of the 26MHz VCXO reference oscillator.

4.1 Block diagram RF part


CF62 HIT RF Block Diagram



CF63 HIT RF Block Diagram




The oscillator output signal 26MHz_RF is directly connected to the BRIGHT IC (pin 35) to be used as reference frequency inside the Bright (PLL). The signal leaves the Bright IC as BB_SIN26M (pin 31) to be further used from the EGOLD+ (D171 (functional T3)).



To compensate frequency drifts (e.g. caused by temperature) the oscillator frequency is controlled by a (AFC) signal, generated through the internal EGOLD+ (D100 (functional U5)) PLL via the capacity diode V3961. Reference for the "EGOLD-PLL" is the base station frequency received via the Frequency Correction Burst. To compensate a temperature caused frequency drift, the temperature-depending resistor R3967 is placed near the VCXO to measure the temperature. The measurement result TVCXO is reported to the EGOLD+ (Analog Interface P3) via R138 as the signal TENV.


The required voltage VCC_SYN is provided by the ASCII D361

Waveform of the AFC_PNM signal from EGOLD+ to Oscillator



4.3.2 Synthesizer: RFVCO(LO1)

The first local oscillator (LO1) consists of a PLL and VCO inside Bright (N3921) and an external loop filter. The first local oscillator is needed to generate frequencies which enable the transceiver IC to demodulate the receiver signal and to perform the channel selection in the TX part. To do so, a control voltage for the LO1 is used, gained by a comparator. This control voltage is a result of the comparison of the divided LO1 and the 26MHz reference signal. The division ratio of the dividers is programmed by the EGOLD+, according to the network channel requirements.



Matrix to calculate the TX and RX frequencies CF62:

Band	RX / TX	Channels	RF frequencies	LO1 frequency	IF freq.
EGSM 900	Receive:	0..124	935,0 - 959,8 MHz	$LO1 = 4 * RF$	
EGSM 900	Transmit:	0..124	890,0 - 914,8 MHz	$LO1 = 4 * (RF + IF)$	80,0 MHz
EGSM 900	Receive:	975..1023	925,2 - 934,8 MHz	$LO1 = 4 * RF$	
EGSM 900	Transmit:	975..1023	880,2 - 889,8 MHz	$LO1 = 4 * (RF + IF)$	82,0 MHz
GSM 1800	Receive:	512..661	1805,2 - 1835,0 MHz	$LO1 = 2 * RF$	
GSM 1800	Transmit:	512..661	1710,2 - 1740,0 MHz	$LO1 = 2 * (RF + IF)$	80,0 MHz
GSM 1800	Receive:	661..885	1835,0 - 1879,8 MHz	$LO1 = 2 * RF$	
GSM 1800	Transmit:	661..885	1740,0 - 1784,8 MHz	$LO1 = 2 * (RF + IF)$	82,0 MHz
GSM 1900	Receive:	512..810	1930,2 - 1989,8 MHz	$LO1 = 2 * RF$	
GSM 1900	Transmit:	512..810	1850,2 - 1909,8 MHz	$LO1 = 2 * (RF + IF)$	80,0 MHz

Matrix to calculate the TX and RX frequencies CF63:

Band	RX / TX	Channels	RF frequencies	LO1 frequency	IF freq.
GSM 850	Receive:	128..251	869,2 - 893,8 MHz	$LO1 = 4 * RF$	
GSM 850	Transmit:	128..251	824,2 - 848,8 MHz	$LO1 = 4 * (RF + IF)$	80,0 MHz
GSM 1900	Receive:	512..810	1930,2 - 1989,8 MHz	$LO1 = 2 * RF$	
GSM 1900	Transmit:	512..810	1850,2 - 1909,8 MHz	$LO1 = 2 * (RF + IF)$	80,0 MHz


The required voltage **VCC_SYN** is provided by the **ASIC D361**.

4.3.3 Synthesizer: IFVCO(LO2)

The second local oscillator (LO2) consists of a PLL and a VCO which are integrated in Bright and a second order loopfilter which is realized external (**R3927**; **C3940**; **C3948**). Due to the direct conversion receiver architecture, the LO2 is only used for transmit-operation. The LO2 covers a frequency range of at least 16 MHz (640MHz – 656MHz).

Before the LO2-signal gets to the modulator it is divided by 8. So the resulting TX-IF frequencies are 80/82 MHz (dependent on the channel and band). The LO2 PLL and power-up of the VCO is controlled via the tree-wire-bus of Bright (EGOLD+ signals **RFDATA**; **RFCLK**; **RFSTR**). To ensure the frequency stability, the 640MHz VCO signal is compared by the phase detector of the 2nd PLL with the 26MHz reference signal. The resulting control signal passes the external loop filter and is used to control the 640/656MHz VCO.

The required voltage **VCC_SYN** is provided by the ASIC **D361**



4.3.4 Synthesizer: PLL

The frequency-step is 400 kHz in GSM1800/GSM1900 mode and 800kHz in GSM850/EGSM900 mode due to the internal divider by two for GSM1800/GSM1900 and divider by four for GSM850/EGSM900. To achieve the required settling-time in GPRS operation, the PLL can operate in fastlock-mode a certain period after programming to ensure a fast settling. After this the loopfilter and currents are switched into normal-mode to get the necessary phasenoise-performance. The PLL is controlled via the tree-wire-bus of Bright.

4.4 Antenna switch (electrical/mechanical)


Internal/External <> Receiver/Transmitter

The CF62/CF62R/CF63 mobile have two antenna switches.


- The mechanical antenna switch for the differentiation between the internal and external antenna, which is used only RF adjustment.
- The electrical antenna switch, for the differentiation between the receiving and transmitting signals.

To activate the correct settings of this diplexer, the EGOLD+ signals **RF_SW** and **TXON_GSM** are required


CF62/CF62R, CF63 have an integrated "SAR detection" circuit. This circuit is used to decide if the internal antenna or an external antenna is used. The goal is, to reduce the transmit power when the internal antenna is used and the mobile is held very close to the body. On the other hand, the mobile can send with more power, if the external antenna is used. This distinction is done by the SAR detection circuit which consists of the voltage divider R872 and R873. The **ANT_DET** output provides a high level when the external antenna is used. **ANT_DET** (Serial Interface L16) is connected to the EGOLD+



The electrical antenna switch CF62/CF62R




The electrical antenna switch CF63



N3901:

CF62,CF62R, CF63 Top View



CF62/CF62R Switching Matrix

Select Mode	Vc(EGSM)	Vc(DCS/PCS)
EGSM-RX	Low	Low
EGSM-TX	High	Low
DCS -RX	Low	Low
PCS-RX	Low	Low
DCS/PCS-TX	Low	High

CF63 Switching Matrix

Select Mode	Vc(GSM850)	Vc(DCS/PCS)
GSM850-RX	Low	Low
GSM850-TX	High	Low
DCS -RX	Low	Low
PCS-RX	Low	Low
DCS/PCS-TX	Low	High

CF62/CF62R Pin assignment

Pin. No	Function
①	ANT
⑤	PCS Rx-1
⑥	PCS Rx-2
⑦	DCS Rx-1
⑧	DCS Rx-2
⑨	EGSM Rx-1
⑩	EGSM Rx-2
⑫	EGSM-CONT.
⑬	EGSM-Tx
⑮	DCS/PCS-Tx
⑰	DCS/PCS-CONT.
② ③ ④ ⑪ ⑭ ⑯ ⑱	GND

CF63 Pin assignment


Pin. No	Function
①	ANT
⑤	PCS Rx-1
⑥	PCS Rx-2
⑦	DCS Rx-1
⑧	DCS Rx-2
⑨	GSM850 Rx-1
⑩	GSM850 Rx-2
⑫	GSM850-CONT.
⑬	GSM850-Tx
⑮	DCS/PCS-Tx
⑰	DCS/PCS-CONT.
② ③ ④ ⑪ ⑭ ⑯ ⑱	GND

4.5 Receiver

Receiver: Filter to Demodulator

The band filters are located inside the frontend module (N3901). The filters are centred to the band frequencies. The symmetrical filter output is matched to the LNA input of the Bright (N3921). The Bright VE incorporates three RF LNAs for GSM850/EGSM900, GSM1800 and GSM1900 operation. The LNA/mixer can be switched in High- and Low-mode to perform an amplification of ~ 20dB. For the "High Gain" state the mixers are optimised to conversion gain and noise figure, in the "Low Gain" state the mixers are optimised to large-signal behavior for operation at a high input level. The Bright performs a direct conversion mixers which are IQ-demodulators. For the demodulation of the received GSM signals the LO1 is required. The channel depending LO1 frequencies for 1800MHz/1900MHz bands are divided by 2 and by 4 for 850MHz/900MHz band. Furthermore the IC includes a programmable gain baseband amplifier PGA (90 dB range, 2dB steps) with automatic DC-offset calibration. LNA and PGA are controlled via EGOLD+ signals RFDATA; RFCLK; RFSTR (RF Control J15, J16, J17). The channel-filtering is realized inside the chip with a three stage baseband filter for both IQ chains. Only two capacitors which are part of the first passive RC-filters are external. The second and third filters are active filters and are fully integrated. The IQ receive signals are fed into the A/D converters in the EGAIM part of EGOLD+. The post-switched logic measures the level of the demodulated baseband signal and regulates the level to a defined value by varying the PGA amplification and switching the appropriate LNA gains.

From the antenna switch, up to the demodulator the received signal passes the following blocks to get the demodulated baseband signals for the EGOLD+:



The required voltage **VCC_SYN** is provided by the ASIC D361

4.6 Transmitter


4.6.1 Transmitter: Modulator and Up-conversion Loop Transmitter

Up conversion loop

The generation of the GMSK-modulated signal in Bright (N3921) is based on the principle of up conversion modulation phase locked loop. The incoming IQ-signals from the baseband are mixed with the divided LO2-signal. The modulator is followed by a lowpass filter (corner frequency ~80 MHz) which is necessary to attenuate RF harmonics generated by the modulator. A similar filter is used in the feedback-path of the down conversion mixer.

With help of an offset PLL the IF-signal becomes the modulated signal at the final transmit frequency. Therefore the GMSK modulated rf-signal at the output of the TX-VCOs is mixed with the divided LO1-signal to a IF-signal and sent to the phase detector. The I/Q modulated signal with a center frequency of the intermediate frequency is sent to the phase detector as well.

The output signal of the phase detector controls the TxVCO and is processed by a loop filter whose components are external to the Bright. The TxVCO which is realized inside the Bright chip generates the GMSK modulated frequency.




The required voltage **VCC_SYN** is provided by the ASIC D361


4.7 Bright IC Overview

BRIGHT VE

IC Overview



IC Top View



IC Pin assignment

Pin No	Pin Name	Description	Pin No	Pin Name	Description
1	VCCLNA	VCC for LNA transistor and LNA Bias	25	QOUT/QIN	Positive output/input of Q channel/modulator
2	PCSGND	GND for Emitter of LNA transistor(PCS)	26	QOUTB/QINB	Negative output/input of Q channel/modulator
3	PCSLNAI	Positive input for LNA transistor(PCS)	27	VCCIFSYN	VCC for IFVCO Buffer and Divider, and IF synthesiser
4	PCSLNAIB	Negative input for LNA transistor(PCS)	28	CPIFSYN	Charge Pump output of IF synthesiser
5	PCSDCSGND	GND for Emitter of LNA transistor(PCS,DCS)	29	LE	Load enable for serial data
6	DCSLNAI	Positive input for LNA transistor(DCS)	30	CLK	Clock for serial data
7	DCSLNAIB	Negative input for LNA transistor(DCS)	31	VCXOOUT1	Output for VCXO (for Base Band LSI)
8	DCSGSMGND	GND for Emitter of LNA transistor(DCS,GSM)	32	SDATA	Serial Data
9	GSMLNAI	Positive input for LNA transistor(GSM)	33	VCXOCONT	VCXO / TCXO control input
10	GSMLNAIB	Negative input for LNA transistor(GSM)	34	VCXOOUT2	Output for VCXO (open emitter of buffer transistor)
11	GSMGND	GND for Emitter of LNA transistor(GSM)	35	VCXOB	Base of VCXO transistor
12	PLLOUT	Current output to control and modulate TXVCO	36	VCCVCXO	VCC for VCXO
13	VCCOPLL	VCC for OPLL and Phase comparator	37	VCCRFSYN	VCC for RF synthesiser
14	VCCTXVCO	VCC for TXVCO	38	CPRFSYN	Charge Pump output of RF synthesiser
15	GNDTXVCOD	GND for DCS/PCS TxVCO	39	FLOCK	Fast Lock control for RF synthesiser
16	GNDTXVCOB	GND for TXVCO Output Buffer	40	VCCBB	VCC for Base band and State Logic
17	TXOUTG	Tx output for GSM	41	VCCRFVCO	VCC for RF VCO
18	NC	No Connect	42	DIVON	VCXOOUT divider control input
19	TXOUTD	Tx output for DCS/PCS	43	VCCRFLO	VCC for RF Local Buffer and Divider
20	TXVCOGB	Negative TxVCO output for GSM	44	CAPQB	Capacitor for Q channel LPF(Negative output)
21	TXVCOG	Positive TxVCO output for GSM	45	CAPQ	Capacitor for Q channel LPF(Positive output)
22	VCCIQ	VCC for IQ modulator	46	CAPIB	Capacitor for I channel LPF(Negative output)
23	IOUT/IIN	Positive output/input of I channel/modulator	47	CAP I	Capacitor for I channel LPF (Positive output)
24	IOUTB/IINB	Negative output/input of I channel/modulator	48	VCCMIX	VCC for Direct conversion Mixer


4.7.1 Transmitter: Power Amplifier

The output signals (**PCN_PA_IN**, and **GSM_PA_IN**) from the TxVCO are led to the power amplifier. The power amplifier is a PA-module **N901** from Hitachi. It contains two separate 3-stage amplifier chains GSM850/EGSM900 and GSM1800 / GSM1900 operation. It is possible to control the output-power of both bands via one VAPC-port. The appropriate amplifier chain is activated by a logic signal **VBAND**(**RF Control J15, J16, J17**) which is provided by the **Egold+**.


To ensure that the output power and burst-timing fulfills the GSM-specification, an internal power control circuitry is use. The power detect circuit consists of a sensing transistor which operates at the same current as the third rf-transistor. The current is a measure of the output power of the PA. This signal is square-root converted and converted into a voltage by means of a simple resistor. It is then compared with the **PA_RAMP**(**Analog Interface J2**) signal. The **N901** is activated through the signal **TXONPA**(**GSM TDMA-Timer F14**).

The required voltage **BATT+** is provided by the battery.


Circuit diagram



Top View




Block Diagram



5 Logic / Control

5.1 Logic Block Diagram CF62, CF62R, CF63



Vers. 1.0
Confidential – Copyright Siemens AG

5.2 EGOLD+ V3.1

The **EGOLD+** contains a 16-bit micro-controller (μ C part), a GSM analog Interface (EGAIM), a DSP computing core (DSP part) and an interface for application-specific switch-functions.

The μ C part consists of the following:

- Micro-controller
- System interfaces for internal and external peripherals
- On-chip peripherals and memory

The Controller Firmware carries out the following functions:

- Control of the Man Machine Interface (keypad, LCD, sensing element, control of the illumination,...)
- GSM Layer 1,2,3 /GPRS
- Control of radio part (synthesizer, AGC, AFC, Transmitter, Receiver...),
- Control of base band processing (EGAIM)
- Central operating system functions (general functions, chip select logic, HW driver, control of mobile phones and accessories...).

The EGAIM part contains the interface between the digital and the analogue signal processing:

- 2 Sigma Delta A/D converters for RX signal, and for the necessary signals for the charge control and temperature measurement. For this, the converter inputs are switched over to the various signals via the multiplexer.
- 2 D/A converters for the GMSK-modulated TX signal,
- 1 D/A converter for the Power Ramping Signal,
- 1 Sigma Delta A/D and D/A converter for the linguistic signal.

Measurement of Battery and Ambient Temperature

The battery temperature is measured via the voltage divider **R1387**, **R138** by the EGOLD+ (Analog Interface P2). For this, the integrated $\Sigma\Delta$ converter of the RX-I base band branch is used. This $\Sigma\Delta$ converter compares the voltage of **TBAT** and **TENV** internally. Through an analogue multiplexer, either the RX-I base band signal, or the TBAT signal and the **TENV** signal is switched to the input of the converter. The signal **MEAS_ON** from the EGOLD+ (GSM TDMA-TIMER H15) activates the battery voltage measurement. The ambient temperature **TENV** is measured directly at of the EGOLD+ (Analog Interface P3).

Measurement of the Battery Voltage

The measurement of the battery voltage is done in the Q-branch of the EGOLD+, for this **BATT+** is connected via a voltage divider **R143**, **R146** to the EGOLD+ (Analog Interface P1). An analogue multiplexer does the switching between the baseband signal processing and the voltage measurement.

A/D conversion of MIC-Path signals incl. coding


The Microphone signals (**MICN2**, **MIP2**, **MICP1**, **MICN1**) arrive at the voiceband part of the EGOLD+. For further operations the signals will be converted into digital information, filtered, coded and finally formed into the GMSK-Signal by the internal GMSK-Modulator. This so generated signals (**RF_I**, **RF_IX**, **RF_Q**, **RF_QX**) are given to the Bright IC in the transmitter path.

D/A conversion of EP-Path signals incl. decoding

Arriving at the baseband-Part the demodulated signals (**RF_I**, **RF_IX**, **RF_Q**, **RF_QX**) will be filtered and A/D converted. In the voiceband part after decoding (with help of the μ C part) and filtering the signals will be D/A converted amplified and given as (**EPP1_FIL**, **EPN1_FIL**) to the Power Supply ASIC.

Generation of the PA Control Signal (PA_RAMP)

The RF output power amplifier needs an analogue ramp up/down control voltage. For this the system interface on EGOLD+ generates 2^{15} digital values which have to be transferred serially to the power ramping path. After loading into an 10 bit latch the control value will be converted into the corresponding analogue voltage with a maximum of ~2V



The DSP part contains:

- DSP signal processor
- Separate program/data memory
- a hardware block for processing the RX signal,
- a hardware block for “ciphers”,
- a hardware block for processing the linguistic signal,
- a hardware block for the “GMSK modulator”,
- De-/ interleaving memory,
- Communication memory
- a PLL for processing and reproducing the VCXO pulse signal.

In the DSP Firmware are implemented the following functions:

- scanning of channels, i.e., measurement of the field strengths of neighbouring base stations
- detection and evaluation of Frequency Correction Bursts
- equalisation of Normal Bursts and Synchronisation Bursts
- channel encoding and soft-decision decoding for fullrate, enhanced-fullrate and adaptive multirate speech, fullrate and halfrate data and control channels.
- channel encoding for GPRS coding
- fullrate, enhanced fullrate and adaptive multirate speech encoding and decoding
- mandatory sub-functions like
 - discontinuous transmission, DTX
 - voice activity detection
 - background noise calculation
- generation of tone and side tone
- hands-free functions
- support for voice memo
- support for voice dialling
- loop-back to GSM functions
- GSM Transparent Data Services and Transparent Fax
- calculation of the Frame Check Sequence for a RLP frame used for GSM NonTransparent Data Services
- support of the GSM ciphering algorithm

Real Time Clock (integrated in the EGOLD+):

The real time clock is powered via a separate voltage regulator inside the Power Supply ASIC. Via a capacitor, data are kept in the internal RAM during a battery change for at least 30 seconds. An alarm function is also integrated with which it is possible to switch the phone on and off.

6 Power Supply

6.1 Power Supply ASIC

The power supply **ASIC** will contain the following functions:

- Powerdown-Mode
- Sleep Mode
- Trickle Charge Mode
- Power on Reset
- Digital state machine to control switch on and supervise the μ C with a watchdog
- Voltage regulator
- Low power voltage regulator
- Additional output ports
- Voltage supervision
- Temperature supervision with external and internal sensor
- Battery charge control
- I2C interface
- Audio multiplexer
- Audio amplifier stereo/mono
- 16 bit Sigma/Delta DAC with Clock recovery and I2S
- Bandgap reference*

6.1.1 Power Supply Operating modes:

The **ASIC** can be used in different operating modes:

Mode	Pin Requirements	Description
Power down mode with minimum activity	ON/OFF ON/OFF2 VDD_CHARGE	In power down mode the current consumption of the ASIC is very low. The inputs for switch on conditions (ON/OFF -PinH2, ON/OFF2 -PinJ3, VDD_CHARGE -PinC3), the LPREG, Bandgap reference and the POR cells are active. All other blocks are switched off, so the battery is not discharged. This state is called "phone off".
Start Up Mode	ON_OFF ON_OFF2	Start Up Mode can be initiated by ON_OFF (PinH2) or ON_OFF2 (PinC3). In this mode a sequential start-up of references, oscillator, voltage supervision and regulators is controlled by digital part. In failure case (under voltage, over voltage or time out of the μ C reaction), the ASIC is shut down.
Full operating mode	VDD_CHARGE CHARGE_UC	All blocks are active. Trickle charge is switched off. The blocks fast charge and charge monitor can be active only in this mode. These modes will be activated with VDD_CHARGE (PinC3) or CHARGE_UC (PinH4). The name of this mode is "phone on" or "active mode". The border between the startup phase and the active mode is the rising edge of the RESET2_N (PinG1) signal. This will allow the μ C(EGOLD+) to start working.
Active Mode (submode of Full operating mode)		In this mode, the μ C(EGOLD+) controls the charging block and most of the failure cases. The ASIC can be controlled by the TWI interface (I2CC -PinJ2, I2CD -PinG3, I2CI -PinE2), interrupts can be sent by the ASIC . Further, the temperature and the voltages are supervised (in case of failure, the μ C will be informed). In case of watchdog failure, over voltage or power on reset, the ASIC will be switched off immediately. The mono and stereo audio block can be switched on in active mode.
Sleep Mode with special low current operating mode for the LDOs (submode of Full operating mode)	SLEEP1_N TC_ON CHARGE_uC	A low level at the signal VCOEN_UC (PinH1) will switch the phone from the mode "PHONE ON" to sleep mode. This mode can be activated out of the active mode. In sleep mode trickle charge, fast charge, supply over voltage detection, supply under voltage detection, audio function are switched off. LDO under voltage detection, clock and all reference voltages are active. LDOs are working in low current mode. The possibility to supply the ASIC from VDD_CHARGE (PinC3) with the internal LDO is switched off. Only the battery can be used for supply. This mode is called "phone stand-by".

Mode	Pin Requirements	Description
Trickle charge mode to be able to support charging of the battery	VDD_CHARGE EXT_PWR	In case of a rising edge at VDD_CHARGE (PinC3) the ASIC goes from power down to interim mode. In this mode, the oscillator and the reference are started. The fuses are read in. If the voltage is high enough (after a delay time of 1 ms to filter a ringing), the internal signal EXT_PWR is going to H and the power up continues. The ASIC shuts off if the voltage is below threshold. In Trickle Charge Mode, first the charge unit starts and charges the battery in case of under voltage. After reaching this threshold voltage or if the battery has enough voltage from the beginning, a start up similar to the regular startup mode is initiated. In case of voltage drop under battery threshold, the first trickle charging can be started again until the Active Mode is entered. In this case, the internal VDDREF regulator, the reference generator and oscillator are started and the ASIC is supplied by VDDREF. If any failure is detected, the ASIC is switched off.

6.1.2 Power Supply Functions:

Functions	Pin Requirements	Sequence
Switching on the mobile phone	ON_OFF, ON_OFF2, VDD_CHARGE	<p>There are 3 different possibilities to switch on the phone by external pins:</p> <ul style="list-style-type: none"> - VDD_CHARGE (PinC3) with rising edge after POR or high level at end of POR signal - ON/OFF (PinH2) with falling edge - ON/OFF2 (PinJ3) with rising edge <p>In order to guarantee a defined start-up behavior of the external components, a sequential power up is used and the correct start up of these blocks is supervised. In active mode, a continuous signal at watchdog is needed to keep the system running. If the signals fails, the ASIC will switch to power down mode. It must be guaranteed that each start-up condition does not interfere and block the other possible startup signals. In case of failure during start-up, the device will go back to power down mode. To guarantee that VDDCHARGE (PinC3) is always sensed we must be able to detect whether the VDDCHARGE (PinC3) will have a rising edge during POR (this can happen in case of an empty battery). Therefore this signal is sensed as level sensitive at the end of POR and edge sensitive after POR signal.</p>
Watchdog monitoring	WDOG	<p>As soon as the first WDOG (PinH3) pin rising is detected during the TE4 timer, the device start the watchdog monitoring procedure. Standard switch off of the phone is the watchdog. The first edge of watchdog is rising. If a falling edge is detected as the first transient the device will go to power down mode again and the whole phone is switched off. Rising and falling edges must be detected alternated. With any edge on WDOG (PinH3) pin a counter will be loaded. The next - compared to the previous edge - inverted edge must occur between end of T1, and end of T2. If the signal occurs before end of T1 or is not detected until end of T2, the device will go to power down mode immediately after the violation of the watchdog criteria occurs.</p> <p>T1 min. 0,327s/ typ. 0,360s/ max. 0,400s T2 min. 2,600s/ typ. 2,860s/ max. 3,178s</p>
Power-On-Reset (POR)	RESET_N RESET2_N	<p>To guarantee a correct start-up of the ASIC, a power on reset is needed at first power supply ramping. Therefore a static/dynamic power on reset circuit is added, which creates a reset each time the power supply is connected. After POR the ASIC starts up the reference and the oscillator, read in the fuse content and goes back to power down mode. If the power supply will drop under the POR threshold a synchronous reset is done and the ASIC will go to power down mode independently of the previous operating mode.</p>

Functions	Pin Requirements	Sequence
Voltage Supply Logics	REG1 (2.9V)	The linear controller is designed for 2.9V ($\pm 2\%$) and a maximum load current of 140 mA. Voltage and current for the external Logic is supplied from the internal 2.9V logic regulator. The operating voltage VREG1 is kept constant up to the maximum rated load current. A reference voltage for the regulator circuit is generated from a bandgap reference
Voltage Supply Logics	REG2 (1,92V)	The linear controller is designed for 1.82V ($\pm 3\%$) and a maximum load current of 300 mA. The REG2 supplies the Baseband Processor. For a high power application, the power has to be dissipated outside of the chip. This is done with a series diode at the input of REG2, which will force the regulator to a lower input voltage and therefore lower power dissipation.
Voltage Supply Logics	REG3 (2.65V)	The linear controller is designed for 2.65V ($\pm 3\%$) and a maximum load current of 220 mA. It will consist basically of an internal operation amplifier, an integrated p-channel output transistor as well as a capacitor ($C = 2.2\mu F$) for stabilizing the voltage. The required reference voltage for the regulating circuit will be generated internally via a bandgap. The negative feedback of the regulating circuit shall be done via chip-internal resistances.
Voltage Supply RF	VREGRF1, RF_EN, RESET_N	The linear controller is designed for 2.85V (min. 2.79V, max. 2.91V) and a maximum load current of 120 mA. Voltage and current for RF-VCO and Transceiver is supplied from the internal 2.85V LDO. The operating voltage RF12LDO is kept constant up to the maximum rated load current. A reference voltage for the regulator circuit is generated from a bandgap reference. A low noise must be guaranteed. RF1LDO is controlled by RF_EN. If it is set to high, the regulator is enabled. The control method can be modified by TWI interface between external and internal control mode. If internal control mode is set, RF1LDO can only be enabled by TWI bit. In external mode, RF1LDO can only be enabled by RF_EN. RF1LDO is released with rising edge of RESET_N signal.

Functions	Pin Requirements	Sequence
Voltage Supply RF	VREGRF2, SLEEP1_N, SLEEP2_N, POWER_ON	<p>The linear controller is designed for 2.85V(min. 2.79V, max. 2.91V) and a maximum load current of 180 mA.</p> <p>Voltage and current for RF-VCO and Transceiver is supplied from the internal 2.85V LDO. The operating voltage RF2LDO is kept constant up to the maximum rated load current. A reference voltage for the regulator circuit is generated from a bandgap reference. A low noise must be guaranteed.</p> <p>RF2LDO is controlled by VCXO_EN (PinH1). If it is set to high, the regulator is enabled. The control method can be modified by TWI interface between external and internal control mode. If internal control mode is set, RF2LDO can only be enabled by TWI bit. In external mode, RF2LDO can only be enabled by VCXO_EN (PinH1).</p> <p>RF2LDO is released with rising edge of POWER_ON signal.</p>
Voltage Supply Audio	VREGA	<p>The linear controller is designed for 2.9V(min. 2.84V, max. 2.96V) and a maximum load current of 190 mA.</p> <p>BATT+ (PinA9) is used for the whole stereo analog supply. The DAC digital VDDDAC (PinC6), Low Noise Bandgap, Mono- and Stereoamplifier supplies are connected to VREGA (PinB9). The AUDIO performances are guaranteed only, if the VREGA supplies all the stereo path.</p> <p>VREGA is controlled with TWI registers directly by the µC.</p>
Voltage Supply RTC	VLPREG	<p>The linear controller is designed for 2.00V(min. 1.9V, max. 2.1V) and a maximum load current of 1 mA.</p> <p>The output voltage can be adjusted to four different values with TWI register by the µC. The selectable values are 2.00(default), 1.82, 1.92 and 2.07V. LP-LDO is always working and will switch off only with POR signal.</p>
Voltage Supply SIM	VREGSIM	<p>The linear controller is designed for 2.9V(min. 2.84V, max. 2.96V) and a maximum load current of 60 mA. The output voltage can be adjusted to a different value with TWI register by the µC to 1.8V(min. 1.76V, max. 1.84V).</p> <p>This regulator can be activated by TWI register , but only in active mode. If the regulator is in power down, the output is pulled down by a transistor to avoid electrostatic charging of VREGSIM (PinB8)</p>

Functions	Pin Requirements	Sequence
Charge Support	CHARGE_UC, CHARGE, VDDCHARGE, AVDD, SENSE_IN, TBAT	<p>A charge support will be integrated for controlling the battery charge function. It consists basically of a temperature sensor, an external charge FET, an integrated High-side driver for the external FET with an external resistor between the source and the gate of the charge FET.</p> <p>In the case of a rising edge at the CHARGE_UC(PinH4) the power source will be switched on. In this way the charge FET becomes conducting, provided that the integrated temperature comparator does not give the signal for extreme temperature and that no over voltage is present at the VDD. In the case of falling slope at the CHARGE_UC(PinH4), the current source is switched off and the pull-up resistor will make sure that the charge FET is blocked after a definite time.</p> <p>Temperature switchoff becomes effective at approx. $T > 60^{\circ}\text{C}$.</p>
Voltage supervision		The levels of regulator REG1 and REG2 and also the supply voltage BATT+ are supervised with comparators.
Supervision of REG1 and REG2	REG1 REG2	<p>In active mode the regulators are supervised permanently. If the voltage is under the threshold, the pin RESET_N2 (PinG1) stay Low and the ASIC goes back to the power down mode. If the voltage is longer than Tmin under threshold voltage, the RESET_N2 (PinG1) is going to Low (Missing Watchdog signal -> phone switched off). The level of regulator REG1 and REG2 will be supervised permanently. If the voltage doesn't reach the threshold value at switch on, the RESET_N2 (PinG1) will stay low and the ASIC will go back to power down mode. The voltages are sensed continuously and digitally filtered with a time constant Tmin. If the regulator voltage is under threshold longer than Tmin, the RESET_N2 (PinG1) signal change to low and the μC will go to RESET condition (Missing Watchdog signal -> phone switched off).</p>
Powersupply supervision	VDD	If the battery voltage BATT+ exceeds VDD high, everything is switched off immediately within $1\mu\text{s}$. Only the pull-up circuitry for the external charge PMOS are active and will discharge the gate of the external PMOS
VDDA supervision	VDDA	To provide a short circuit protection at output of VDDA (PinA9) and output of stereo buffer a voltage supervision is implemented. If the VDDA output is less then this threshold, the VDDA will be switched off for 128ms. After this time the VDDA will be started again. The VDDA supervision starts 60ms after startup of VDDA.
Battery temperature supervision		<p>Charging is stopped, when over temperature occurs. Within 128ms, 3 values are measured. When these 3 values are identical status can be changed. The supervision is active in fast charge or trickle charge mode. Voltage on pin TBAT (PinB3) becomes smaller when temperature increases. If $V_{\text{bat}} < (V_{\text{ref_exe}} - V_{\text{hyst}})$ charging is disabled. Only when $V_{\text{tbatt}} > V_{\text{ref_exe}}$ charging is enabled again.</p>

Functions	Pin Requirements	Sequence
Device temperature supervision		To protect the ASIC, the temperature is supervised. The temperature is polled every 128ms and is filtered as in battery temperature supervision. If over temperature is detected, a bit in the STATUS register is set and an interrupt is generated. Monitoring is started only in active mode.
Analog switch Outport		The level can be defined by the bit out_port_high of the TWI register. The high level can be derived of VREG2 or VREG3. Additional a pull down transistor is connected to this node.
TWI Interface	TWI_CLK, TWI_DATA, TWI_INT	The TWI interface (I2CC-PinJ2, I2CD-PinG3, I2CI-PinE2) is an I2C compatible 2-wire interface with an additional interrupt pin to inform the µC about special conditions. The interface can handle clock rates up to 400 kHz.
Audio mode functions		Four audio amplifiers are integrated to support these modes: <ol style="list-style-type: none"> 1. Supply the speaker in the phone with audio signals including the possibility of handsfree switch on and off. This is the AUDIO MONO MODE. 2. Supply the speaker in the phone with ringing signal (RINGER MODE) 3. Transfer a key click, generated in digital part to the speaker. (KEY-CLICK FUNCTION) 4. Supply of stereo head set with stereo signal with short circuit protection. This is called the AUDIO STEREO MODE. These different modes with gain and multiplexing can be controlled via TWI. Also the output can be switched to TRI-STATE via TWI interface.
Audio Mono Mode	VREGA MONO1 MONO2 VREFEX_M	This mode is the main function of the amplifier. The two amplifiers are used as differential mono amplifier to drive the speaker in the phone as external load. This differential approach allows delivering an optimum of power to the speaker also in low voltage mode. Both amplifier paths are inverting amplifiers with external AC coupling at the input to compensate offset failures. The gain can be adjusted with the TWI interface. The output stage of the amplifiers must be able to drive a low impedance load as an external speaker for the handsfree application. General parameters: Gain can be adjusted for each channel separately in steps of 1.5dB in the range of 21dB to -54 dB and in steps of 3 dB in the range of -54dB to -75dB. The signals for the amplifier are connected via an audio multiplexer with 3 pairs of input signals.


Functions	Pin Requirements	Sequence
Ringer function	RINGIN	<p>In ringer mode the ringing signal is transferred via the amplifier to the speaker to eliminate the additional buzzer. The speaker is controlled with a rectangular signal RINGIN (PinG9). Input signal is digital signal with variable frequency. Amplitude is adjusted by TWI register.</p> <p>For start-up a smaller time constant must be used to allow a fast switch on behavior. Ringing function can be started at any time. If the audio is off, the start-up is done with RINGER time constant. If audio is starting with AUDIO start-up, the time constant is switched to RINGER mode, too. If the audio amplifier is already up and running, the RINGIN (PinG9) is connected to the amplifier and audio signal is muted due to open multiplexer.</p>
Key click function		<p>Pushing a key of the phone can be combined with a key click. This function is also realized with the audio amplifier in pulsed mode. The ASIC creates a digital PWM signal. Frequency of the PWM signal is 3.5 kHz.</p> <p>The start-up is similar to the ringer function. If the audio is off, the start-up is done with KEYCLICK time constant. If audio is starting with AUDIO start-up, the time constant is switched to KEYCLICK mode, too. If the audio amplifier is already up and running, the KEYCLICK is connected to the amplifier and audio signal is muted due to open multiplexer.</p>
Audio Multiplex Matrix	AUDIOA1 AUDIOA2 AUDIOB1 AUDIOB2 AUDIOC1 AUDIOC2	<p>Each of the three input sources should be switched to Mono and Stereo outputs. Furthermore a conversion can be done.</p> <p>Following sources:</p> <ul style="list-style-type: none"> - Mono differential - Mono Single Ended (both channels parallel) - Stereo <p>The DAC can be switched off for using the analog external inputs. This principle will allow to do each combination and have different modes for stereo and mono in parallel.</p>
I2S Interface	CLO, WAO, DAO	<p>The I2S Interface is a three-wire connection that handles two time multiplexed data channels. The three lines are the clock (CLO), the serial data line (DAO) and the word select line (WAO). The master I2S also generates the appropriate clock frequency for CLO set to 32 times the sampling rate (FS)</p>
Audio DAC	VDDDAC	<p>For digital to analog conversion a 16-bit sigma delta converter is used. Digital input signal is delivered with an I2S interface. The I2S interface should be 16-bit format. To be able to work with all possible operating modes, the sampling frequency can vary from 8kHz to 48kHz. The performance of the audio output signal must be guaranteed over the full range the human ear is able to hear. This means for FS=8kHz the noise at frequencies higher than FS/2 must be suppressed. This is done by DSP and a single ended 2nd order Low Pass filter. The clock for the I2S will be varied accordingly to the sampling frequency. Therefore a clock recovery based on CLO signal of the I2S can be implemented. This clock recovery must smooth any jitter of this clock to reduce the noise of the DAC.</p>

Functions	Pin Requirements	Sequence
PLL	VDDPLL PLLOUT	The PLL will have three frequency modes to produce a 32xCLO clock for the DSP and the DAC. The loop filter is realized with an external RC circuit. This PLL also contains a lock detector circuit.
Audio Stereo Mode	VDDSTEREO STEREO1 STEREO2 STEREOM	For stereo mode 2 single ended buffers are used. These buffers will be supplied by the additional regulator with 2.9 Volt to be more stable against the GSM ripple on the battery voltage. Also reference voltage for the buffers is generated by a high precision, low noise bandgap reference for better performance. An external capacitor is needed to filter this reference additionally. The gain steps for the programmable gain amplifier is identical with the mono amplifier. No keyclick and ringer needed for the stereo part. Gain can be controlled with the TWI. The connected speaker has an impedance of typical 16 Ohm. To guarantee an ANTI-POP noise a digital startup is implemented. This will allow a soft start of the VMID and creates a "clean" audio band during the startup. For eliminating external coupling capacitors for the speaker, an additional amplifier creates virtual ground (for both speakers). Accordingly to this, the max current of the virtual ground has to be the double of the normal output amplifier. Due to the power amplifier offset a DC current appear in the headset. Gain can be adjusted for each channel separately in steps of 1.5dB in the range of 21dB to -54 dB and in steps of 3 dB in the range of -54dB to -75dB

6.2 Battery

As a standard battery a Lilon battery with a nominal capacity of 3,7 Volt/600mAh is used for CF62/CF62R, 3,7Volt/750mAh is used for CF63.

6.3 Charging Concept



6.3.1.1 Charging Concept

General

The battery is charged in the unit itself. The hardware and software is designed for Lilon with 4.2V technology.

Charging is started as soon as the phone is connected to an external charger. If the phone is not switched on, then charging takes place in the background (the customer can see this via the "Charge" symbol in the display). During normal use the phone is being charged (restrictions: see below).

Charging is enabled via a PMOS switch in the phone. This PMOS switch closes the circuit for the external charger to the battery. The **EGOLD+** takes over the control of this switch depending on the charge level of the battery, whereby a disable function in the **POWER SUPPLY ASIC** hardware can override/interrupt the charging in the case of over voltage of the battery (only for Manganese Chemistry Battery types e.g. NEC).

With the new slim Lumberg IO connector we lose the charger recognition via SB line. Now we measure the charge current inside the **POWER SUPPLY ASIC** with a current monitor.

The charging software is able to charge the battery with an input current within the range of 350-600mA. If the Charge-Fet is switched off, then no charging current will flow into the battery (exception is trickle charging, see below).

For controlling the charging process it is necessary to measure the ambient (phone) temperature and the battery voltage. The temperature sensor will be an NTC resistor with a nominal resistance of 22kΩ at 25°C. The determination of the temperature is achieved via a voltage measurement on a voltage divider in which one component is the NTC. The NTC for the ambient temperature will be on the PCB (26 MHz part).

Measurement of Battery, Battery Type and Ambient Temperature

The voltage equivalent of the temperature and battery code on the voltage separator will be calculated as the difference against a reference voltage of the **EGOLD**. For this, the integrated $\Sigma\Delta$ converter in the **EGOLD** of the RX-I base band branch will be used. Via an analogue multiplexer, either the RX-I base band signal, the battery code voltage or the ambient temperature voltage can be switched over to the input of the converter. The 1-Bit data stream of the converter will be subjected to a data reduction via the DSP circuit so that the measured voltage (for battery and ambient temperature) will be available at the end as a 10-bit data word.

Measurement of the Battery Voltage

Analogue to the I-branch either the RX-Q base band signal or the battery voltage can be measured in the Q-branch. Processing in the DSP circuit will be done analogue to the I-branch. The **EGOLD** will be specified internally at voltage measurement input **BATT+** for an input voltage of 3V...4.5V.

Timing of the Battery Voltage Measurement

Unless the battery is charging, the measurement is made in the TX time slot. During charging it will be done after the TX time slot. At the same time, either the battery temperature (in the I-branch) and the battery voltage (in the Q-branch) or the ambient temperature in the I-branch can be measured (the possibility of measurement in the Q-branch, the analogue evaluation of the battery coding, is used for HW-Coding). Other combinations are not possible. For the time of the measurement the multiplexer in the EGAIM must be programmed to the corresponding measurement.

Recognition of the Battery Type

The battery code is a resistor with a resistance depending on the manufacturer.

Charging Characteristic of Lithium-Ion Cells

Lilon batteries are charged with a U/I characteristic, i.e. the charging current is regulated in relation to the battery voltage until a minimal charging current has been achieved. The maximum charging current is approx. 600mA, minimum about 100mA. The battery voltage may not exceed 4.2V \pm 50mV average. During the charging pulse current the voltage may reach 4.3V. The temperature range in which charging of the phone may be started ranges from 5...40°C, and the temperature at which charging takes place is from 0...45°C. Outside this range no charging takes place, the battery only supplies current.

Trickle Charging

The **POWER SUPPLY ASIC** is able to charge the battery at voltages below 3.2V without any support from the charge SW. The current will be measured indirectly via the voltage drop over a shunt resistor and linearly regulated inside the **POWER SUPPLY ASIC**. The current level during trickle charge for voltages <2.8V is in a range of 20-50mA and in a range of 50-100mA for voltages up to 3.75V. To limit the power dissipation of the dual charge FET the trickle charging is stopped in case the output voltage of the charger exceeds 10 Volt. The maximum trickle time is limited to 1 hour. As soon as the battery voltage reaches 3.2 V the **POWER SUPPLY ASIC** will switch on the phone automatically and normal charging will be initiated by software (note the restrictions on this item as stated below).

Normal Charging

For battery voltages above 3.2 Volt and normal ambient temperature between 5 and 40°C the battery can be charged with a charge current up to 1C*. This charging mode is SW controlled and starts if an accessory (charger) is detected with a supply voltage above 6.4 Volt by the **POWER SUPPLY ASIC**. The level of charge current is limited/controlled by the accessory or charger.

INFO:

*** C-rate**


The charge and discharge current of a battery is measured in C-rate. Most portable batteries, are discharge with 1C. A discharge of 1C draws a current equal to the battery capacity. For example, a battery value of 1000mAh provides 1000mA for one hour if discharged at 1C. The same battery discharged at 0.5C provides 500mA for two hours. At 2C, the same battery delivers 2000mA for 30 minutes. 1C is often referred to as a one-hour discharge; a 0.5 would be a two-hour, and a 0.1C a 10 hour discharge.

Restrictions


- A battery which has completely run down can not be re-charged quickly because the battery voltage is less than 3.0V and the logic which implements the charge control cannot be operated at this low voltage level. In this case the battery is recharged via trickle-charging. However, the charging symbol cannot be shown in the display because at this time logic supply voltages are not operating. The charging time for this trickle-charging (until the battery can be fast-charged from then on) is in the range of 1 hour. If, within this time, the battery voltage exceeds 3.2V, then the **POWER SUPPLY ASIC** switches on the mobile and charging continues in the Charge-Only Mode. In some circumstances it can happen that after trickle-charging and the usually initiated switch-on procedure of the mobile, the supply voltage collapses so much that the mobile phone switches off again. In this case trickle charging starts again with a now raised threshold voltage of 3.75V instead of 3.2V, at maximum for 20 minutes. The **POWER SUPPLY ASIC** will retry switching on the phone up to 3 times (within 60 minutes overall).
- Charging the battery will not be fully supported in case of using old accessory (generation '45' or earlier). It is not recommended to use any cables that adapt "old" to "new" Lumberg connector. Using such adapters with Marlin will have at least the following impact:
 - 1) half-sine wave chargers (e.g. P35 & home station) can not be used for trickle charging
 - 2) normal charging might be aborted before the battery is fully charged
 - 3) EMC compliance can not be guaranteed
- A phone with a fully charged Lilon battery will not be charged immediately after switch-on. Any input current would cause an increase of the battery voltage above the maximum permissible value. As soon as the battery has been discharged to a level of about 95% (due to current consumption while use), it will be re-charged in normal charging mode.
- The phone cannot be operated without a battery.
- The phone will be destroyed if the battery is inserted with reversed polarity:
 - ⇒ design-wise it is impossible to wrongly pole the phone. This is prevented by mechanical means.
 - ⇒ electrically, a correctly poled battery is presumed, i.e. correct polarity must be guaranteed by suitable QA measures at the supplier
- The mobile phone might be destroyed by connecting an unsuitable charger:
 - ⇒ a charger voltage >15V can destroy resistances or capacitors
 - ⇒ a charger voltage >20V can destroy the switch transistor of the charging circuitIn case the transistor fails the ASIC will be destroyed. In the case of voltages lower than 15V and an improper current limitation the battery might be permanently damaged. A protection against grossly negligent use by the customer (e.g. direct connection of the charge contact to the electricity supply in a motor car) is not provided. Customer safety will not be affected by this restriction.

7 Interfaces

7.1 Board to board connector



7.2 Microphone




XG242

Pin	Name	IN/OUT	Remarks
1	MICP1	O	Microphone power supply. The same line carries the low frequency speech signal.
2	GND_MIC		


Pin	Name	IN/OUT	Notes
1	POWER	I/O	POWER is needed for charging batteries and for supplying the accessories. If accessories are supplied by mobile, talk-time and standby-time from telephone are reduced. Therefore it has to be respected on an as low as possible power consumption in the accessories.
2	GND		
3	TX	O	Serial interface
4	RX	I	Serial interface
5	DATA/CTS	I/O	Data-line for accessory-bus Use as CTS in data operation.
6	RTS	I/O	Use as RTS in data-operation.
7	CLK/DCD	I/O	Clock-line for accessory-bus. Use as DTC in data-operation.
8	AUDIO_L	Analog O	driving ext. left speaker With mono-headset Audio_L and Audio_R differential mode
9	GND		
10	AUDIO_R	Analog O	driving ext. right speaker With mono-headset Audio_L and Audio_R differential Signal
11	GND_MIC	Analog I	for ext. microphone
12	MICP2	Analog I	External microphone

7.4.2 ESD Protection with EMI filter




The **Z1500** is a 5-channel filter with over-voltage and ESD Protection array which is designed to provide filtering of undesired RF signals in the 800-4000MHz frequency band. Additionally the **Z1500** contains diodes to protect downstream components from Electrostatic Discharge (ESD) voltages up to 8 kV.

Pin configuration of the Z1500



PIN	DESCRIPTION	PIN	DESCRIPTION
A1	Input Circuit 1	C1	Output Circuit 1
A2	Input Circuit 2	C2	Vcc C1/C2
A3	Input Circuit 3A	C3	Vcc C3B/C3C
A4	Input Circuit 3B	C4	Vcc C3A
B1	GND C3Bo/C3Ci/C3Co	D1	Output Circuit 2
B2	GND C2o/C3Bi	D2	Output Circuit 3A
B3	GND C1i/C1o/C2i/C3Ai/C3Ao	D3	Output Circuit 3B
B4	Input Circuit 3C	D4	Output Circuit 3C

Z1500 Circuit Configuration



7.5 SIM

Pin	Name	IN/OUT	Remarks
3	CCLK	O	Pulse for chipcard. The chipcard is controlled directly from the EGOLD+.
2	CCRST	O	Reset for chipcard
7	CCIO	I	Data pin for chipcard;
		O	10 kΩ pull up at the CCVCC pin
1	CCVCC	-	Switchable power supply for chipcard; 220 nF capacitors are situated close to the chipcard pins and are necessary for buffering current spikes.

8 Acoustic

The buzzer and the keypad clicks will be realized over the earpiece. At normal buzzer the signaling will realized with swelling tones.

The standard sounds will be generated by the **EGOLD+**, the advanced sounds will be generated via firmware running on the DSP.


8.1 Microphone

8.1.1 Mechanical

The microphone is mounted in the lower housing of the base part. The contact on the PCB is realized via coil springs

8.1.2 Electrical

Both Microphones are directly connected to the **EGOLD+**. (Analog Interface G2, F1-G3, H2) via the signals **MICN1**, **MICP1** (Internal Microphone)and **MICN2**, **MICP2** (External Microphone/Headset). Power supply for the Microphone is **VMIC** (**EGOLD+**. (Analog Interface G1))



8.2 Earpiece/Loudspeaker


8.2.1 Mechanical

This speaker performs the handset function (voice call with mobile placed at the user's ear, the handsfree function (voice call with mobile 30...50cm away from user's ear)) and ringing. The speaker is mounted on top of the display in the phones' lift part giving the opportunity to use it as earpiece as well.

To avoid an acoustic shock, the sound pressure of the ringing function will be ramped, when the phone is open. In case the phone is closed during an incoming call, there's no risk of an acoustic shock for the user, thus the melody can be started with maximum volume just from the beginning.

8.2.2 Electrical

The internal and external Loudspeaker (Earpiece) is connected to the voiceband part of the EGOLD+ (Analog Interface B1, C1) via audio amplifier inside the ASIC (D361). Input EPN1_FIL - EPP1_FIL. Output for external loudspeaker AUDIO_L - AUDIO_R, for internal Loudspeaker EPP1 - EPN1. The ringing tones are generated with the loudspeaker too. To activate the ringer, the signal RINGIN from the EGOLD+ (Miscellaneous,D16) is used



9 Display and Illumination

9.1 Display

9.1.1 Overview

CF62, CF62R, CF63 are a clamshell type mobile phone with two displays, which are integrated in one module. The Main – Colour Display is only visible when the phone is opened, whereas the small B/W Display is visible when the phone is closed. Besides the two displays the complete module consist of a Board to Board connector for connection to the mainboard via flex and contact pads.

9.1.1.1 Display module

The main display has a resolution of 130 x 130 square pixels with a colour depth of 65k. The sub display has a resolution of 96x64 square pixel. Main- and sub display are addressed via serial interface.

The controllers are directly mounted on the panel of the display modul.


The display is provided with 2,9V from the ASIC (D361).

9.2 Illumination

9.2.1 Illumination


a) Keyboard

The 11 keypad LED's will be mounted on the top side of the main PCB. The illumination of the keypad will be done via LEDs fed directly from the battery. The illumination is activated via LIGHT_KB from the EGOLD+ (Miscellaneous,T17)



d) Magic Ring


There are 7 LEDs around the keypad which have a lightguide mounted at the outer edge of the base part housing. This lightguide is visible for the user, even when the phone is closed (e.g. in standby mode). These LEDs form the so called "Magic Ring" – a special "Night Design" feature. All of these LEDs are connected directly to the battery voltage. EGold port pins (signals MAGIC1...7) and one MOSFET transistor is used for each LED, thus all "Magic Ring" LEDs can be switched independently. Additionally one PWM-controlled transistor is integrated in a common supply for these 7 LEDs. By adjusting the PWM the brightness for all magic ring LEDs can be controlled together. Further on the PWM is necessary to prevent a damage of the LEDs when the battery pack is fully charged.



10 Keyboard

The keyboard is connected via the lines KB0 – KB9 with the **EGOLD+**.

KB 7 is used for the ON/OFF switch. The lines KB0 – KB5 are used as output signals. In the matrix KB6, KB8 and KB9 are used as input signals for the **EGOLD+**.



11 Magnetic switch

A magnet is placed inside the lift housing. The magnetic switch **S3000** is used to identify the position of the housing. The output of the switch is connect to the **EGOLD+** (Keypad,T11)

